PATENT ABSTRACTS OF JAPAN

(11)Publication number : 07-074638
(43)Date of publication of application : 17.03.1995

(51)Int.Cl. H03M 1/38

(21)Application number : 05-216642
(22)Date of filing : 31.08.1993

(71)Applicant : MITSUBISHI ELECTRIC CORP
(72)Inventor : KUROIWA MICHIAKI

(54) A/D CONVERTER

(57)Abstract:
PURPOSE: To prevent deterioration of the A/D converting accuracy and to improve the reliability of an A/D converter by converting the level of a control signal by a level converting circuit based on the power voltage boosted by a boosting circuit.
CONSTITUTION: A clock signal (f) is supplied to a boosting circuit 14 and then supplied to a boosting level converting circuit 15 of the circuit 14. At the same time, the terminal voltage of a capacitor 20 gradually rises up to a voltage level 2VDD. Meanwhile the boosted power voltage of 2VDD is applied to a level converting circuit 21 for control signal JI and a level converting circuit 22 for control signal (b) respectively. As a result, both circuits 21 and 22 convert the levels of signals JI and (b) respectively based on the level 2VDD. These converted signals JI and (b) are supplied to the gate terminals of transmission gates 5, 8 and 9 to control these gates.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]